Welcome to the Discuss SystemVerilog


#1

Have a question on SystemVerilog language constructs, UVM or Formal Verification? A question about Mentor Questa or Synopsys VCS simulators perhaps? … You’ve come to the right place. Here, we discuss all things SystemVerilog. Ask your questions or spare a moment to help answer a few of them.
The first paragraph of this pinned topic will be visible as a welcome message to all new visitors on your homepage. It’s important!

Edit this into a brief description of your community:

  • Who is it for?
  • What can they find here?
  • Why should they come here?
  • Where can they read more (links, resources, etc)?

You may want to close this topic via the admin :wrench: (at the upper right and bottom), so that replies don’t pile up on an announcement.